aboutsummaryrefslogblamecommitdiff
path: root/src/memory.rs
blob: 6d83cbcdc2ad7bf8fcaff3de782a65bb0a12a01e (plain) (tree)
1
2
3
4
5
6
7
8
9
                    
                     

                                       
                                   
                        
 

                                    
                                         

 
                          
                                 


                            


                        
                                          
                                                   

                                             

                         






                                   



                                     








                                                                
             



                                  

         
 
                                          













                                                                             
             








                                                      



                          

                                       
                        
                     

 
                        
                                

                                             

                                                   

                   
     

                        








                                                                      

         

 







                                  
                 
                                                        

                               
                                                                       

 

                                         




                                      

































                                                                                               
                                 

                                         
                          
                                  
                                 
                                                        
                                 
                                                     
                
                                                               

         
 

                                              
                          
                                          
                                 
                                                                
                                 
                                                             
                
                                                                

         
 
 
#![allow(dead_code)]
use ppu::{PPU, PMem};
use mos6502::CPU;
use cartridge::{MirrorType, Cartridge};
use core::cell::{UnsafeCell, Cell};
use core::ptr::null_mut;

pub trait VMem {
    fn read(&self, addr: u16) -> u8;
    fn write(&self, addr: u16, data: u8);
}

pub struct CPUMemory<'a> {
    sram: UnsafeCell<[u8; 2048]>,
    ppu: Cell<*mut PPU<'a>>,
    cpu: Cell<*mut CPU<'a>>,
    mapper: &'a VMem
}

impl<'a> CPUMemory<'a> {
    pub fn new(mapper: &'a VMem) -> Self {
        CPUMemory{sram: UnsafeCell::new([0; 2048]),
                  cpu: Cell::new(null_mut()),
                  ppu: Cell::new(null_mut()),
                  mapper}
    }

    pub fn init(&self,
               cpu: *mut CPU<'a>,
               ppu: *mut PPU<'a>) {
        self.cpu.set(cpu);
        self.ppu.set(ppu);
    }
}

impl<'a> VMem for CPUMemory<'a> {
    fn read(&self, addr: u16) -> u8 {
        if addr < 0x2000 {
            unsafe{(*self.sram.get())[(addr & 0x07ff) as usize]}
        } else if addr < 0x4000 {
            let ppu = unsafe {&mut *self.ppu.get()};
            match addr & 0x7 {
                0x2 => ppu.read_status(),
                0x4 => ppu.read_oamdata(),
                0x7 => ppu.read_data(),
                _ => 0
            }
        } else if addr < 0x6000 {
            0
        } else {
            self.mapper.read(addr)
        }
    }

    fn write(&self, addr: u16, data: u8) {
        let ppu = unsafe {&mut *self.ppu.get()};
        let cpu = unsafe {&mut *self.cpu.get()};
        if addr < 0x2000 {
            unsafe{(*self.sram.get())[(addr & 0x07ff) as usize] = data;}
        } else if addr < 0x4000 {
            match addr & 0x7 {
                0x0 => ppu.write_ctl(data),
                0x1 => ppu.write_mask(data),
                0x3 => ppu.write_oamaddr(data),
                0x4 => ppu.write_oamdata(data),
                0x5 => ppu.write_scroll(data),
                0x6 => ppu.write_addr(data),
                0x7 => ppu.write_data(data),
                _ => panic!("invalid ppu reg write access at 0x{:04x}", addr)
            }
        } else if addr < 0x4020 {
            match addr {
                0x4014 => ppu.write_oamdma(data, cpu),
                _ => ()
            }
        } else if addr < 0x6000 {
        } else {
            self.mapper.write(addr, data)
        }
    }
}

pub struct PPUMemory<'a> {
    nametable: UnsafeCell<[u8; 0x800]>,
    palette: UnsafeCell<[u8; 0x20]>,
    cart: &'a Cartridge,
    mapper: &'a VMem,
}

impl<'a> PPUMemory<'a> {
    pub fn new(mapper: &'a VMem,
               cart: &'a Cartridge)