summaryrefslogtreecommitdiff
path: root/circuits/nixie-clock-copy.kicad_pcb
diff options
context:
space:
mode:
Diffstat (limited to 'circuits/nixie-clock-copy.kicad_pcb')
-rw-r--r--circuits/nixie-clock-copy.kicad_pcb3739
1 files changed, 3739 insertions, 0 deletions
diff --git a/circuits/nixie-clock-copy.kicad_pcb b/circuits/nixie-clock-copy.kicad_pcb
new file mode 100644
index 0000000..acd392a
--- /dev/null
+++ b/circuits/nixie-clock-copy.kicad_pcb
@@ -0,0 +1,3739 @@
+(kicad_pcb (version 4) (host pcbnew 4.0.7)
+
+ (general
+ (links 129)
+ (no_connects 0)
+ (area 33.476999 22 173.533001 87.000001)
+ (thickness 1.6)
+ (drawings 10)
+ (tracks 874)
+ (zones 0)
+ (modules 23)
+ (nets 107)
+ )
+
+ (page A4)
+ (layers
+ (0 F.Cu signal hide)
+ (31 B.Cu signal)
+ (32 B.Adhes user)
+ (33 F.Adhes user)
+ (34 B.Paste user)
+ (35 F.Paste user hide)
+ (36 B.SilkS user)
+ (37 F.SilkS user)
+ (38 B.Mask user)
+ (39 F.Mask user)
+ (40 Dwgs.User user)
+ (41 Cmts.User user)
+ (42 Eco1.User user)
+ (43 Eco2.User user)
+ (44 Edge.Cuts user)
+ (45 Margin user)
+ (46 B.CrtYd user)
+ (47 F.CrtYd user)
+ (48 B.Fab user)
+ (49 F.Fab user)
+ )
+
+ (setup
+ (last_trace_width 0.25)
+ (trace_clearance 0.2)
+ (zone_clearance 0.508)
+ (zone_45_only no)
+ (trace_min 0.2)
+ (segment_width 0.2)
+ (edge_width 0.15)
+ (via_size 0.6)
+ (via_drill 0.4)
+ (via_min_size 0.4)
+ (via_min_drill 0.3)
+ (uvia_size 0.3)
+ (uvia_drill 0.1)
+ (uvias_allowed no)
+ (uvia_min_size 0.2)
+ (uvia_min_drill 0.1)
+ (pcb_text_width 0.3)
+ (pcb_text_size 1.5 1.5)
+ (mod_edge_width 0.15)
+ (mod_text_size 1 1)
+ (mod_text_width 0.15)
+ (pad_size 1.524 1.524)
+ (pad_drill 0.762)
+ (pad_to_mask_clearance 0.2)
+ (aux_axis_origin 0 0)
+ (visible_elements FFFFFFFF)
+ (pcbplotparams
+ (layerselection 0x010fc_80000001)
+ (usegerberextensions false)
+ (excludeedgelayer true)
+ (linewidth 0.100000)
+ (plotframeref false)
+ (viasonmask false)
+ (mode 1)
+ (useauxorigin false)
+ (hpglpennumber 1)
+ (hpglpenspeed 20)
+ (hpglpendiameter 15)
+ (hpglpenoverlay 2)
+ (psnegative false)
+ (psa4output false)
+ (plotreference true)
+ (plotvalue true)
+ (plotinvisibletext false)
+ (padsonsilk false)
+ (subtractmaskfromsilk false)
+ (outputformat 1)
+ (mirror false)
+ (drillshape 0)
+ (scaleselection 1)
+ (outputdirectory ./))
+ )
+
+ (net 0 "")
+ (net 1 SER)
+ (net 2 SCLK)
+ (net 3 CLK)
+ (net 4 HV)
+ (net 5 "Net-(N1-Pad0)")
+ (net 6 "Net-(N1-Pad1)")
+ (net 7 "Net-(N1-Pad2)")
+ (net 8 "Net-(N1-Pad3)")
+ (net 9 "Net-(N1-Pad4)")
+ (net 10 "Net-(N1-Pad5)")
+ (net 11 "Net-(N1-Pad6)")
+ (net 12 "Net-(N1-Pad7)")
+ (net 13 "Net-(N1-Pad8)")
+ (net 14 "Net-(N1-Pad9)")
+ (net 15 "Net-(N1-PadA)")
+ (net 16 "Net-(N1-PadLHDP)")
+ (net 17 "Net-(N2-Pad0)")
+ (net 18 "Net-(N2-Pad1)")
+ (net 19 "Net-(N2-Pad2)")
+ (net 20 "Net-(N2-Pad3)")
+ (net 21 "Net-(N2-Pad4)")
+ (net 22 "Net-(N2-Pad5)")
+ (net 23 "Net-(N2-Pad6)")
+ (net 24 "Net-(N2-Pad7)")
+ (net 25 "Net-(N2-Pad8)")
+ (net 26 "Net-(N2-Pad9)")
+ (net 27 "Net-(N2-PadA)")
+ (net 28 "Net-(N3-Pad0)")
+ (net 29 "Net-(N3-Pad1)")
+ (net 30 "Net-(N3-Pad2)")
+ (net 31 "Net-(N3-Pad3)")
+ (net 32 "Net-(N3-Pad4)")
+ (net 33 "Net-(N3-Pad5)")
+ (net 34 "Net-(N3-Pad6)")
+ (net 35 "Net-(N3-Pad7)")
+ (net 36 "Net-(N3-Pad8)")
+ (net 37 "Net-(N3-Pad9)")
+ (net 38 "Net-(N3-PadA)")
+ (net 39 "Net-(N4-Pad0)")
+ (net 40 "Net-(N4-Pad1)")
+ (net 41 "Net-(N4-Pad2)")
+ (net 42 "Net-(N4-Pad3)")
+ (net 43 "Net-(N4-Pad4)")
+ (net 44 "Net-(N4-Pad5)")
+ (net 45 "Net-(N4-Pad6)")
+ (net 46 "Net-(N4-Pad7)")
+ (net 47 "Net-(N4-Pad8)")
+ (net 48 "Net-(N4-Pad9)")
+ (net 49 "Net-(N4-PadA)")
+ (net 50 "Net-(N5-Pad0)")
+ (net 51 "Net-(N5-Pad1)")
+ (net 52 "Net-(N5-Pad2)")
+ (net 53 "Net-(N5-Pad3)")
+ (net 54 "Net-(N5-Pad4)")
+ (net 55 "Net-(N5-Pad5)")
+ (net 56 "Net-(N5-Pad6)")
+ (net 57 "Net-(N5-Pad7)")
+ (net 58 "Net-(N5-Pad8)")
+ (net 59 "Net-(N5-Pad9)")
+ (net 60 "Net-(N5-PadA)")
+ (net 61 "Net-(N6-Pad0)")
+ (net 62 "Net-(N6-Pad1)")
+ (net 63 "Net-(N6-Pad2)")
+ (net 64 "Net-(N6-Pad3)")
+ (net 65 "Net-(N6-Pad4)")
+ (net 66 "Net-(N6-Pad5)")
+ (net 67 "Net-(N6-Pad6)")
+ (net 68 "Net-(N6-Pad7)")
+ (net 69 "Net-(N6-Pad8)")
+ (net 70 "Net-(N6-Pad9)")
+ (net 71 "Net-(N6-PadA)")
+ (net 72 "Net-(U1-Pad1)")
+ (net 73 "Net-(U1-Pad9)")
+ (net 74 "Net-(U1-Pad2)")
+ (net 75 "Net-(U1-Pad3)")
+ (net 76 "Net-(U1-Pad4)")
+ (net 77 "Net-(U1-Pad5)")
+ (net 78 GND)
+ (net 79 "Net-(U1-Pad6)")
+ (net 80 "Net-(U1-Pad7)")
+ (net 81 "Net-(U1-Pad15)")
+ (net 82 "Net-(U2-Pad1)")
+ (net 83 "Net-(U2-Pad9)")
+ (net 84 "Net-(U2-Pad2)")
+ (net 85 "Net-(U2-Pad3)")
+ (net 86 "Net-(U2-Pad4)")
+ (net 87 "Net-(U2-Pad5)")
+ (net 88 "Net-(U2-Pad6)")
+ (net 89 "Net-(U2-Pad7)")
+ (net 90 "Net-(U2-Pad15)")
+ (net 91 "Net-(U3-Pad1)")
+ (net 92 "Net-(U3-Pad9)")
+ (net 93 "Net-(U3-Pad2)")
+ (net 94 "Net-(U3-Pad3)")
+ (net 95 "Net-(U3-Pad4)")
+ (net 96 "Net-(U3-Pad5)")
+ (net 97 "Net-(U3-Pad6)")
+ (net 98 "Net-(U3-Pad7)")
+ (net 99 "Net-(U3-Pad15)")
+ (net 100 3v3)
+ (net 101 "Net-(N2-PadLHDP)")
+ (net 102 "Net-(N3-PadLHDP)")
+ (net 103 "Net-(N4-PadLHDP)")
+ (net 104 "Net-(N5-PadLHDP)")
+ (net 105 "Net-(N6-PadLHDP)")
+ (net 106 5V)
+
+ (net_class Default "This is the default net class."
+ (clearance 0.2)
+ (trace_width 0.25)
+ (via_dia 0.6)
+ (via_drill 0.4)
+ (uvia_dia 0.3)
+ (uvia_drill 0.1)
+ (add_net 3v3)
+ (add_net 5V)
+ (add_net CLK)
+ (add_net GND)
+ (add_net HV)
+ (add_net "Net-(N1-Pad0)")
+ (add_net "Net-(N1-Pad1)")
+ (add_net "Net-(N1-Pad2)")
+ (add_net "Net-(N1-Pad3)")
+ (add_net "Net-(N1-Pad4)")
+ (add_net "Net-(N1-Pad5)")
+ (add_net "Net-(N1-Pad6)")
+ (add_net "Net-(N1-Pad7)")
+ (add_net "Net-(N1-Pad8)")
+ (add_net "Net-(N1-Pad9)")
+ (add_net "Net-(N1-PadA)")
+ (add_net "Net-(N1-PadLHDP)")
+ (add_net "Net-(N2-Pad0)")
+ (add_net "Net-(N2-Pad1)")
+ (add_net "Net-(N2-Pad2)")
+ (add_net "Net-(N2-Pad3)")
+ (add_net "Net-(N2-Pad4)")
+ (add_net "Net-(N2-Pad5)")
+ (add_net "Net-(N2-Pad6)")
+ (add_net "Net-(N2-Pad7)")
+ (add_net "Net-(N2-Pad8)")
+ (add_net "Net-(N2-Pad9)")
+ (add_net "Net-(N2-PadA)")
+ (add_net "Net-(N2-PadLHDP)")
+ (add_net "Net-(N3-Pad0)")
+ (add_net "Net-(N3-Pad1)")
+ (add_net "Net-(N3-Pad2)")
+ (add_net "Net-(N3-Pad3)")
+ (add_net "Net-(N3-Pad4)")
+ (add_net "Net-(N3-Pad5)")
+ (add_net "Net-(N3-Pad6)")
+ (add_net "Net-(N3-Pad7)")
+ (add_net "Net-(N3-Pad8)")
+ (add_net "Net-(N3-Pad9)")
+ (add_net "Net-(N3-PadA)")
+ (add_net "Net-(N3-PadLHDP)")
+ (add_net "Net-(N4-Pad0)")
+ (add_net "Net-(N4-Pad1)")
+ (add_net "Net-(N4-Pad2)")
+ (add_net "Net-(N4-Pad3)")
+ (add_net "Net-(N4-Pad4)")
+ (add_net "Net-(N4-Pad5)")
+ (add_net "Net-(N4-Pad6)")
+ (add_net "Net-(N4-Pad7)")
+ (add_net "Net-(N4-Pad8)")
+ (add_net "Net-(N4-Pad9)")
+ (add_net "Net-(N4-PadA)")
+ (add_net "Net-(N4-PadLHDP)")
+ (add_net "Net-(N5-Pad0)")
+ (add_net "Net-(N5-Pad1)")
+ (add_net "Net-(N5-Pad2)")
+ (add_net "Net-(N5-Pad3)")
+ (add_net "Net-(N5-Pad4)")
+ (add_net "Net-(N5-Pad5)")
+ (add_net "Net-(N5-Pad6)")
+ (add_net "Net-(N5-Pad7)")
+ (add_net "Net-(N5-Pad8)")
+ (add_net "Net-(N5-Pad9)")
+ (add_net "Net-(N5-PadA)")
+ (add_net "Net-(N5-PadLHDP)")
+ (add_net "Net-(N6-Pad0)")
+ (add_net "Net-(N6-Pad1)")
+ (add_net "Net-(N6-Pad2)")
+ (add_net "Net-(N6-Pad3)")
+ (add_net "Net-(N6-Pad4)")
+ (add_net "Net-(N6-Pad5)")
+ (add_net "Net-(N6-Pad6)")
+ (add_net "Net-(N6-Pad7)")
+ (add_net "Net-(N6-Pad8)")
+ (add_net "Net-(N6-Pad9)")
+ (add_net "Net-(N6-PadA)")
+ (add_net "Net-(N6-PadLHDP)")
+ (add_net "Net-(U1-Pad1)")
+ (add_net "Net-(U1-Pad15)")
+ (add_net "Net-(U1-Pad2)")
+ (add_net "Net-(U1-Pad3)")
+ (add_net "Net-(U1-Pad4)")
+ (add_net "Net-(U1-Pad5)")
+ (add_net "Net-(U1-Pad6)")
+ (add_net "Net-(U1-Pad7)")
+ (add_net "Net-(U1-Pad9)")
+ (add_net "Net-(U2-Pad1)")
+ (add_net "Net-(U2-Pad15)")
+ (add_net "Net-(U2-Pad2)")
+ (add_net "Net-(U2-Pad3)")
+ (add_net "Net-(U2-Pad4)")
+ (add_net "Net-(U2-Pad5)")
+ (add_net "Net-(U2-Pad6)")
+ (add_net "Net-(U2-Pad7)")
+ (add_net "Net-(U2-Pad9)")
+ (add_net "Net-(U3-Pad1)")
+ (add_net "Net-(U3-Pad15)")
+ (add_net "Net-(U3-Pad2)")
+ (add_net "Net-(U3-Pad3)")
+ (add_net "Net-(U3-Pad4)")
+ (add_net "Net-(U3-Pad5)")
+ (add_net "Net-(U3-Pad6)")
+ (add_net "Net-(U3-Pad7)")
+ (add_net "Net-(U3-Pad9)")
+ (add_net SCLK)
+ (add_net SER)
+ )
+
+ (module Pin_Headers:Pin_Header_Angled_1x02_Pitch2.00mm (layer F.Cu) (tedit 59D09222) (tstamp 59CF3EEF)
+ (at 165.608 76.486)
+ (descr "Through hole angled pin header, 1x02, 2.00mm pitch, 4.2mm pin length, single row")
+ (tags "Through hole angled pin header THT 1x02 2.00mm single row")
+ (path /59CF79F0)
+ (fp_text reference J1 (at 2.286 -2.064) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value Conn_01x02 (at 3.1 4) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start 1.875 -1) (end 3 -1) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 -1) (end 3 3) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 3) (end 1.5 3) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.5 3) (end 1.5 -0.625) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.5 -0.625) (end 1.875 -1) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 -0.25) (end 1.5 -0.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 -0.25) (end -0.25 0.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 0.25) (end 1.5 0.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 -0.25) (end 7.2 -0.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.2 -0.25) (end 7.2 0.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 0.25) (end 7.2 0.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 1.75) (end 1.5 1.75) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 1.75) (end -0.25 2.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 2.25) (end 1.5 2.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 1.75) (end 7.2 1.75) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.2 1.75) (end 7.2 2.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 2.25) (end 7.2 2.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.44 -1.06) (end 1.44 3.06) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.44 3.06) (end 3.06 3.06) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 3.06) (end 3.06 -1.06) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 -1.06) (end 1.44 -1.06) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 -0.31) (end 7.26 -0.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 -0.31) (end 7.26 0.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 0.31) (end 3.06 0.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 -0.25) (end 7.26 -0.25) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 -0.13) (end 7.26 -0.13) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 -0.01) (end 7.26 -0.01) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 0.11) (end 7.26 0.11) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 0.23) (end 7.26 0.23) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.935 -0.31) (end 1.44 -0.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.935 0.31) (end 1.44 0.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.44 1) (end 3.06 1) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 1.69) (end 7.26 1.69) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 1.69) (end 7.26 2.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 2.31) (end 3.06 2.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.882114 1.69) (end 1.44 1.69) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.882114 2.31) (end 1.44 2.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1 0) (end -1 -1) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1 -1) (end 0 -1) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.5 -1.5) (end -1.5 3.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -1.5 3.5) (end 7.7 3.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 7.7 3.5) (end 7.7 -1.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 7.7 -1.5) (end -1.5 -1.5) (layer F.CrtYd) (width 0.05))
+ (fp_text user %R (at 2.25 1 90) (layer F.Fab)
+ (effects (font (size 0.9 0.9) (thickness 0.135)))
+ )
+ (pad 1 thru_hole rect (at 0 0) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
+ (net 4 HV))
+ (pad 2 thru_hole oval (at 0 2) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
+ (net 78 GND))
+ (model ${KISYS3DMOD}/Pin_Headers.3dshapes/Pin_Header_Angled_1x02_Pitch2.00mm.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Pin_Headers:Pin_Header_Angled_1x05_Pitch2.00mm (layer F.Cu) (tedit 59CFEA2E) (tstamp 59CF3EAE)
+ (at 41.402 82.042 180)
+ (descr "Through hole angled pin header, 1x05, 2.00mm pitch, 4.2mm pin length, single row")
+ (tags "Through hole angled pin header THT 1x05 2.00mm single row")
+ (path /59CF8156)
+ (fp_text reference J2 (at 0.127 -2.286 180) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value Conn_01x05 (at 3.1 10 180) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start 1.875 -1) (end 3 -1) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 -1) (end 3 9) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 9) (end 1.5 9) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.5 9) (end 1.5 -0.625) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.5 -0.625) (end 1.875 -1) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 -0.25) (end 1.5 -0.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 -0.25) (end -0.25 0.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 0.25) (end 1.5 0.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 -0.25) (end 7.2 -0.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.2 -0.25) (end 7.2 0.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 0.25) (end 7.2 0.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 1.75) (end 1.5 1.75) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 1.75) (end -0.25 2.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 2.25) (end 1.5 2.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 1.75) (end 7.2 1.75) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.2 1.75) (end 7.2 2.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 2.25) (end 7.2 2.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 3.75) (end 1.5 3.75) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 3.75) (end -0.25 4.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 4.25) (end 1.5 4.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 3.75) (end 7.2 3.75) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.2 3.75) (end 7.2 4.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 4.25) (end 7.2 4.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 5.75) (end 1.5 5.75) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 5.75) (end -0.25 6.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 6.25) (end 1.5 6.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 5.75) (end 7.2 5.75) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.2 5.75) (end 7.2 6.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 6.25) (end 7.2 6.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 7.75) (end 1.5 7.75) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 7.75) (end -0.25 8.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.25 8.25) (end 1.5 8.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 7.75) (end 7.2 7.75) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.2 7.75) (end 7.2 8.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3 8.25) (end 7.2 8.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.44 -1.06) (end 1.44 9.06) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.44 9.06) (end 3.06 9.06) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 9.06) (end 3.06 -1.06) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 -1.06) (end 1.44 -1.06) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 -0.31) (end 7.26 -0.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 -0.31) (end 7.26 0.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 0.31) (end 3.06 0.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 -0.25) (end 7.26 -0.25) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 -0.13) (end 7.26 -0.13) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 -0.01) (end 7.26 -0.01) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 0.11) (end 7.26 0.11) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 0.23) (end 7.26 0.23) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.935 -0.31) (end 1.44 -0.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.935 0.31) (end 1.44 0.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.44 1) (end 3.06 1) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 1.69) (end 7.26 1.69) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 1.69) (end 7.26 2.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 2.31) (end 3.06 2.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.882114 1.69) (end 1.44 1.69) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.882114 2.31) (end 1.44 2.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.44 3) (end 3.06 3) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 3.69) (end 7.26 3.69) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 3.69) (end 7.26 4.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 4.31) (end 3.06 4.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.882114 3.69) (end 1.44 3.69) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.882114 4.31) (end 1.44 4.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.44 5) (end 3.06 5) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 5.69) (end 7.26 5.69) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 5.69) (end 7.26 6.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 6.31) (end 3.06 6.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.882114 5.69) (end 1.44 5.69) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.882114 6.31) (end 1.44 6.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.44 7) (end 3.06 7) (layer F.SilkS) (width 0.12))
+ (fp_line (start 3.06 7.69) (end 7.26 7.69) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 7.69) (end 7.26 8.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 7.26 8.31) (end 3.06 8.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.882114 7.69) (end 1.44 7.69) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.882114 8.31) (end 1.44 8.31) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1 0) (end -1 -1) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1 -1) (end 0 -1) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.5 -1.5) (end -1.5 9.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -1.5 9.5) (end 7.7 9.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 7.7 9.5) (end 7.7 -1.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 7.7 -1.5) (end -1.5 -1.5) (layer F.CrtYd) (width 0.05))
+ (fp_text user %R (at 2.25 4 270) (layer F.Fab)
+ (effects (font (size 0.9 0.9) (thickness 0.135)))
+ )
+ (pad 1 thru_hole rect (at 0 0 180) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
+ (net 1 SER))
+ (pad 2 thru_hole oval (at 0 2 180) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
+ (net 2 SCLK))
+ (pad 3 thru_hole oval (at 0 4 180) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
+ (net 3 CLK))
+ (pad 4 thru_hole oval (at 0 6 180) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
+ (net 100 3v3))
+ (pad 5 thru_hole oval (at 0 8 180) (size 1.35 1.35) (drill 0.8) (layers *.Cu *.Mask)
+ (net 106 5V))
+ (model ${KISYS3DMOD}/Pin_Headers.3dshapes/Pin_Header_Angled_1x05_Pitch2.00mm.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal (layer F.Cu) (tedit 59CFE9DC) (tstamp 59CF40E0)
+ (at 41.402 24.892 270)
+ (descr "Resistor, Axial_DIN0204 series, Axial, Horizontal, pin pitch=7.62mm, 0.16666666666666666W = 1/6W, length*diameter=3.6*1.6mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf")
+ (tags "Resistor Axial_DIN0204 series Axial Horizontal pin pitch 7.62mm 0.16666666666666666W = 1/6W length 3.6mm diameter 1.6mm")
+ (path /59CFA604)
+ (fp_text reference R1 (at 3.81 0 270) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 47k (at 3.81 1.86 270) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start 2.01 -0.8) (end 2.01 0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.01 0.8) (end 5.61 0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.61 0.8) (end 5.61 -0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.61 -0.8) (end 2.01 -0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 0 0) (end 2.01 0) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.62 0) (end 5.61 0) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.95 -0.86) (end 1.95 0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.95 0.86) (end 5.67 0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.67 0.86) (end 5.67 -0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.67 -0.86) (end 1.95 -0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.88 0) (end 1.95 0) (layer F.SilkS) (width 0.12))
+ (fp_line (start 6.74 0) (end 5.67 0) (layer F.SilkS) (width 0.12))
+ (fp_line (start -0.95 -1.15) (end -0.95 1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -0.95 1.15) (end 8.6 1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 8.6 1.15) (end 8.6 -1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 8.6 -1.15) (end -0.95 -1.15) (layer F.CrtYd) (width 0.05))
+ (pad 1 thru_hole circle (at 0 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask)
+ (net 4 HV))
+ (pad 2 thru_hole oval (at 7.62 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask)
+ (net 15 "Net-(N1-PadA)"))
+ (model ${KISYS3DMOD}/Resistors_THT.3dshapes/R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 0.393701 0.393701 0.393701))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal (layer F.Cu) (tedit 59CFE9D5) (tstamp 59CF40E6)
+ (at 62.357 24.892 270)
+ (descr "Resistor, Axial_DIN0204 series, Axial, Horizontal, pin pitch=7.62mm, 0.16666666666666666W = 1/6W, length*diameter=3.6*1.6mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf")
+ (tags "Resistor Axial_DIN0204 series Axial Horizontal pin pitch 7.62mm 0.16666666666666666W = 1/6W length 3.6mm diameter 1.6mm")
+ (path /59CFB178)
+ (fp_text reference R2 (at 3.81 -0.127 270) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 47k (at 3.81 1.86 270) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start 2.01 -0.8) (end 2.01 0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.01 0.8) (end 5.61 0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.61 0.8) (end 5.61 -0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.61 -0.8) (end 2.01 -0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 0 0) (end 2.01 0) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.62 0) (end 5.61 0) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.95 -0.86) (end 1.95 0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.95 0.86) (end 5.67 0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.67 0.86) (end 5.67 -0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.67 -0.86) (end 1.95 -0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.88 0) (end 1.95 0) (layer F.SilkS) (width 0.12))
+ (fp_line (start 6.74 0) (end 5.67 0) (layer F.SilkS) (width 0.12))
+ (fp_line (start -0.95 -1.15) (end -0.95 1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -0.95 1.15) (end 8.6 1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 8.6 1.15) (end 8.6 -1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 8.6 -1.15) (end -0.95 -1.15) (layer F.CrtYd) (width 0.05))
+ (pad 1 thru_hole circle (at 0 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask)
+ (net 4 HV))
+ (pad 2 thru_hole oval (at 7.62 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask)
+ (net 27 "Net-(N2-PadA)"))
+ (model ${KISYS3DMOD}/Resistors_THT.3dshapes/R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 0.393701 0.393701 0.393701))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal (layer F.Cu) (tedit 59CFE9D0) (tstamp 59CF40EC)
+ (at 83.947 24.892 270)
+ (descr "Resistor, Axial_DIN0204 series, Axial, Horizontal, pin pitch=7.62mm, 0.16666666666666666W = 1/6W, length*diameter=3.6*1.6mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf")
+ (tags "Resistor Axial_DIN0204 series Axial Horizontal pin pitch 7.62mm 0.16666666666666666W = 1/6W length 3.6mm diameter 1.6mm")
+ (path /59CFB4C3)
+ (fp_text reference R3 (at 3.81 -0.127 270) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 47k (at 3.81 1.86 270) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start 2.01 -0.8) (end 2.01 0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.01 0.8) (end 5.61 0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.61 0.8) (end 5.61 -0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.61 -0.8) (end 2.01 -0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 0 0) (end 2.01 0) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.62 0) (end 5.61 0) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.95 -0.86) (end 1.95 0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.95 0.86) (end 5.67 0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.67 0.86) (end 5.67 -0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.67 -0.86) (end 1.95 -0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.88 0) (end 1.95 0) (layer F.SilkS) (width 0.12))
+ (fp_line (start 6.74 0) (end 5.67 0) (layer F.SilkS) (width 0.12))
+ (fp_line (start -0.95 -1.15) (end -0.95 1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -0.95 1.15) (end 8.6 1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 8.6 1.15) (end 8.6 -1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 8.6 -1.15) (end -0.95 -1.15) (layer F.CrtYd) (width 0.05))
+ (pad 1 thru_hole circle (at 0 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask)
+ (net 4 HV))
+ (pad 2 thru_hole oval (at 7.62 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask)
+ (net 38 "Net-(N3-PadA)"))
+ (model ${KISYS3DMOD}/Resistors_THT.3dshapes/R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 0.393701 0.393701 0.393701))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal (layer F.Cu) (tedit 59CFE9B0) (tstamp 59CF40F2)
+ (at 104.902 24.892 270)
+ (descr "Resistor, Axial_DIN0204 series, Axial, Horizontal, pin pitch=7.62mm, 0.16666666666666666W = 1/6W, length*diameter=3.6*1.6mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf")
+ (tags "Resistor Axial_DIN0204 series Axial Horizontal pin pitch 7.62mm 0.16666666666666666W = 1/6W length 3.6mm diameter 1.6mm")
+ (path /59CFB616)
+ (fp_text reference R4 (at 3.81 0 270) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 47k (at 3.81 1.86 270) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start 2.01 -0.8) (end 2.01 0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.01 0.8) (end 5.61 0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.61 0.8) (end 5.61 -0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.61 -0.8) (end 2.01 -0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 0 0) (end 2.01 0) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.62 0) (end 5.61 0) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.95 -0.86) (end 1.95 0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.95 0.86) (end 5.67 0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.67 0.86) (end 5.67 -0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.67 -0.86) (end 1.95 -0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.88 0) (end 1.95 0) (layer F.SilkS) (width 0.12))
+ (fp_line (start 6.74 0) (end 5.67 0) (layer F.SilkS) (width 0.12))
+ (fp_line (start -0.95 -1.15) (end -0.95 1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -0.95 1.15) (end 8.6 1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 8.6 1.15) (end 8.6 -1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 8.6 -1.15) (end -0.95 -1.15) (layer F.CrtYd) (width 0.05))
+ (pad 1 thru_hole circle (at 0 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask)
+ (net 4 HV))
+ (pad 2 thru_hole oval (at 7.62 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask)
+ (net 49 "Net-(N4-PadA)"))
+ (model ${KISYS3DMOD}/Resistors_THT.3dshapes/R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 0.393701 0.393701 0.393701))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal (layer F.Cu) (tedit 59CFE9E4) (tstamp 59CF40F8)
+ (at 125.857 24.892 270)
+ (descr "Resistor, Axial_DIN0204 series, Axial, Horizontal, pin pitch=7.62mm, 0.16666666666666666W = 1/6W, length*diameter=3.6*1.6mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf")
+ (tags "Resistor Axial_DIN0204 series Axial Horizontal pin pitch 7.62mm 0.16666666666666666W = 1/6W length 3.6mm diameter 1.6mm")
+ (path /59CFB757)
+ (fp_text reference R5 (at 3.81 -0.127 270) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 47k (at 3.81 1.86 270) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start 2.01 -0.8) (end 2.01 0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.01 0.8) (end 5.61 0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.61 0.8) (end 5.61 -0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.61 -0.8) (end 2.01 -0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 0 0) (end 2.01 0) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.62 0) (end 5.61 0) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.95 -0.86) (end 1.95 0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.95 0.86) (end 5.67 0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.67 0.86) (end 5.67 -0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.67 -0.86) (end 1.95 -0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.88 0) (end 1.95 0) (layer F.SilkS) (width 0.12))
+ (fp_line (start 6.74 0) (end 5.67 0) (layer F.SilkS) (width 0.12))
+ (fp_line (start -0.95 -1.15) (end -0.95 1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -0.95 1.15) (end 8.6 1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 8.6 1.15) (end 8.6 -1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 8.6 -1.15) (end -0.95 -1.15) (layer F.CrtYd) (width 0.05))
+ (pad 1 thru_hole circle (at 0 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask)
+ (net 4 HV))
+ (pad 2 thru_hole oval (at 7.62 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask)
+ (net 60 "Net-(N5-PadA)"))
+ (model ${KISYS3DMOD}/Resistors_THT.3dshapes/R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 0.393701 0.393701 0.393701))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal (layer F.Cu) (tedit 59CFE9EC) (tstamp 59CF40FE)
+ (at 146.812 24.892 270)
+ (descr "Resistor, Axial_DIN0204 series, Axial, Horizontal, pin pitch=7.62mm, 0.16666666666666666W = 1/6W, length*diameter=3.6*1.6mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf")
+ (tags "Resistor Axial_DIN0204 series Axial Horizontal pin pitch 7.62mm 0.16666666666666666W = 1/6W length 3.6mm diameter 1.6mm")
+ (path /59CFB866)
+ (fp_text reference R6 (at 3.81 0 270) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 47k (at 3.81 1.86 270) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start 2.01 -0.8) (end 2.01 0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.01 0.8) (end 5.61 0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.61 0.8) (end 5.61 -0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 5.61 -0.8) (end 2.01 -0.8) (layer F.Fab) (width 0.1))
+ (fp_line (start 0 0) (end 2.01 0) (layer F.Fab) (width 0.1))
+ (fp_line (start 7.62 0) (end 5.61 0) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.95 -0.86) (end 1.95 0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.95 0.86) (end 5.67 0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.67 0.86) (end 5.67 -0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 5.67 -0.86) (end 1.95 -0.86) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0.88 0) (end 1.95 0) (layer F.SilkS) (width 0.12))
+ (fp_line (start 6.74 0) (end 5.67 0) (layer F.SilkS) (width 0.12))
+ (fp_line (start -0.95 -1.15) (end -0.95 1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -0.95 1.15) (end 8.6 1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 8.6 1.15) (end 8.6 -1.15) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 8.6 -1.15) (end -0.95 -1.15) (layer F.CrtYd) (width 0.05))
+ (pad 1 thru_hole circle (at 0 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask)
+ (net 4 HV))
+ (pad 2 thru_hole oval (at 7.62 0 270) (size 1.4 1.4) (drill 0.7) (layers *.Cu *.Mask)
+ (net 71 "Net-(N6-PadA)"))
+ (model ${KISYS3DMOD}/Resistors_THT.3dshapes/R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 0.393701 0.393701 0.393701))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Housings_DIP:DIP-16_W7.62mm (layer B.Cu) (tedit 59CFEA1F) (tstamp 59CF4112)
+ (at 52.197 73.787 270)
+ (descr "16-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils)")
+ (tags "THT DIP DIL PDIP 2.54mm 7.62mm 300mil")
+ (path /59CE6DB9)
+ (fp_text reference U1 (at 3.81 2.33 270) (layer B.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
+ )
+ (fp_text value 74HC595 (at 3.81 -20.11 270) (layer B.Fab)
+ (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
+ )
+ (fp_arc (start 3.81 1.33) (end 2.81 1.33) (angle 180) (layer B.SilkS) (width 0.12))
+ (fp_line (start 1.635 1.27) (end 6.985 1.27) (layer B.Fab) (width 0.1))
+ (fp_line (start 6.985 1.27) (end 6.985 -19.05) (layer B.Fab) (width 0.1))
+ (fp_line (start 6.985 -19.05) (end 0.635 -19.05) (layer B.Fab) (width 0.1))
+ (fp_line (start 0.635 -19.05) (end 0.635 0.27) (layer B.Fab) (width 0.1))
+ (fp_line (start 0.635 0.27) (end 1.635 1.27) (layer B.Fab) (width 0.1))
+ (fp_line (start 2.81 1.33) (end 1.16 1.33) (layer B.SilkS) (width 0.12))
+ (fp_line (start 1.16 1.33) (end 1.16 -19.11) (layer B.SilkS) (width 0.12))
+ (fp_line (start 1.16 -19.11) (end 6.46 -19.11) (layer B.SilkS) (width 0.12))
+ (fp_line (start 6.46 -19.11) (end 6.46 1.33) (layer B.SilkS) (width 0.12))
+ (fp_line (start 6.46 1.33) (end 4.81 1.33) (layer B.SilkS) (width 0.12))
+ (fp_line (start -1.1 1.55) (end -1.1 -19.3) (layer B.CrtYd) (width 0.05))
+ (fp_line (start -1.1 -19.3) (end 8.7 -19.3) (layer B.CrtYd) (width 0.05))
+ (fp_line (start 8.7 -19.3) (end 8.7 1.55) (layer B.CrtYd) (width 0.05))
+ (fp_line (start 8.7 1.55) (end -1.1 1.55) (layer B.CrtYd) (width 0.05))
+ (fp_text user %R (at 3.81 -8.89 270) (layer B.Fab)
+ (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
+ )
+ (pad 1 thru_hole rect (at 0 0 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 72 "Net-(U1-Pad1)"))
+ (pad 9 thru_hole oval (at 7.62 -17.78 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 73 "Net-(U1-Pad9)"))
+ (pad 2 thru_hole oval (at 0 -2.54 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 74 "Net-(U1-Pad2)"))
+ (pad 10 thru_hole oval (at 7.62 -15.24 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 100 3v3))
+ (pad 3 thru_hole oval (at 0 -5.08 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 75 "Net-(U1-Pad3)"))
+ (pad 11 thru_hole oval (at 7.62 -12.7 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 2 SCLK))
+ (pad 4 thru_hole oval (at 0 -7.62 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 76 "Net-(U1-Pad4)"))
+ (pad 12 thru_hole oval (at 7.62 -10.16 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 3 CLK))
+ (pad 5 thru_hole oval (at 0 -10.16 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 77 "Net-(U1-Pad5)"))
+ (pad 13 thru_hole oval (at 7.62 -7.62 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 78 GND))
+ (pad 6 thru_hole oval (at 0 -12.7 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 79 "Net-(U1-Pad6)"))
+ (pad 14 thru_hole oval (at 7.62 -5.08 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 1 SER))
+ (pad 7 thru_hole oval (at 0 -15.24 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 80 "Net-(U1-Pad7)"))
+ (pad 15 thru_hole oval (at 7.62 -2.54 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 81 "Net-(U1-Pad15)"))
+ (pad 8 thru_hole oval (at 0 -17.78 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 78 GND))
+ (pad 16 thru_hole oval (at 7.62 0 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+ (net 100 3v3))
+ (model ${KISYS3DMOD}/Housings_DIP.3dshapes/DIP-16_W7.62mm.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Housings_DIP:DIP-16_W7.62mm (layer B.Cu) (tedit 59CF4D24) (tstamp 59CF4126)
+ (at 94.107 73.787 270)
+ (descr "16-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils)")
+ (tags "THT DIP DIL PDIP 2.54mm 7.62mm 300mil")
+ (path /59CF7ED2)
+ (fp_text reference U2 (at 3.81 2.33 270) (layer B.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
+ )
+ (fp_text value 74HC595 (at 3.81 -20.11 270) (layer B.Fab)
+ (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
+ )
+ (fp_arc (start 3.81 1.33) (end 2.81 1.33) (angle 180) (layer B.SilkS) (width 0.12))
+ (fp_line (start 1.635 1.27) (end 6.985 1.27) (layer B.Fab) (width 0.1))
+ (fp_line (start 6.985 1.27) (end 6.985 -19.05) (layer B.Fab) (width 0.1))
+ (fp_line (start 6.985 -19.05) (end 0.635 -19.05) (layer B.Fab) (width 0.1))
+ (fp_line (start 0.635 -19.05) (end 0.635 0.27) (layer B.Fab) (width 0.1))
+ (fp_line (start 0.635 0.27) (end 1.635 1.27) (layer B.Fab) (width 0.1))
+ (fp_line (start 2.81 1.33) (end 1.16 1.33) (layer B.SilkS) (width 0.12))
+ (fp_line (start 1.16 1.33) (end 1.16 -19.11) (layer B.SilkS) (width 0.12))
+ (fp_line (start 1.16 -19.11) (end 6.46 -19.11) (layer B.SilkS) (width 0.12))
+ (fp_line (start 6.46 -19.11) (end 6.46 1.33) (layer B.SilkS) (width 0.12))
+ (fp_line (start 6.46 1.33) (end 4.81 1.33) (layer B.SilkS) (width 0.12))
+ (fp_line (start -1.1 1.55) (end -1.1 -19.3) (layer B.CrtYd) (width 0.05))
+ (fp_line (start -1.1 -19.3) (end 8.7 -19.3) (layer B.CrtYd) (width 0.05))