#![no_std]
#[macro_use] extern crate stm32f103xx;
extern crate cortex_m;
use stm32f103xx::{GPIOA, GPIOB, RCC, SYST, I2C1};
use cortex_m::peripheral::SystClkSource;
mod i2c;
mod ds3231;
mod at24c;
struct ShiftRegister<'a> {
gpioa: &'a stm32f103xx::gpioa::RegisterBlock,
width: u8,
}
struct Clock {
sec: u8,
min: u8,
hr: u8,
reset: u8
}
const RESET_PERIOD: u8 = 10;
static mut SR: Option<ShiftRegister> = None;
static mut I2C: Option<i2c::I2C> = None;
static mut RTC: Option<ds3231::DS3231> = None;
static mut ROM: Option<at24c::AT24C> = None;
static mut DIGITS: [u8; 6] = [0; 6];
static mut TIME: Clock = Clock{sec: 0, min: 0, hr: 0, reset: 0};
fn digits2bcds(digs: &[u8]) -> u32 {
let mut res: u32 = 0;
for d in digs.iter().rev() {
res = (res << 4) | (*d as u32);
}
res
}
fn digits_countup() {
unsafe {
SR.as_mut().unwrap().output_bits(digits2bcds(&DIGITS[..]));
let mut i = 0;
let mut carry = 1;
while carry > 0 && i < DIGITS.len() {
DIGITS[i] += carry;
carry = if DIGITS[i] > 9 {DIGITS[i] = 0; 1} else {0};
i += 1;
}
}
}
fn update_clock() {
unsafe {
if !TIME.tick() {
let ds3231::Date{second: sec,
minute: min,
hour: hr, ..} = RTC.as_mut().unwrap()
.read_fulldate();
TIME = Clock{sec, min, hr,
reset: RESET_PERIOD};
}
DIGITS[4] = TIME.sec / 10; DIGITS[5] = TIME.sec - DIGITS[4] * 10;
DIGITS[2] = TIME.min / 10; DIGITS[3] = TIME.min - DIGITS[2] * 10;
DIGITS[0] = TIME.hr / 10; DIGITS[1] = TIME.hr - DIGITS[0] * 10;
SR.as_mut().unwrap().output_bits(digits2bcds(&DIGITS[..]));
}
}
fn systick_handler() {
// digits_countup();
update_clock();
}
exception!(SYS_TICK, systick_handler);
impl<'a> ShiftRegister<'a> {
fn new(gpioa: &'a stm32f103xx::gpioa::RegisterBlock,
width: u8) -> ShiftRegister<'a> {
let this = ShiftRegister{gpioa, width};
this
}
fn output_bits(&mut self, bits: u32) {
let bsrr = &self.gpioa.bsrr;
for i in (0..self.width).rev() {
bsrr.write(|w| w.br1().reset());
/* feed the ser */
match (bits >> i) & 1 {
0 => bsrr.write(|w| w.br0().reset()),
1 => bsrr.write(|w| w.bs0().set()),
_ => panic!()
}
/* shift (trigger the sclk) */
bsrr.write(|w| w.bs1().set());
}
/* latch on (trigger the clk) */
bsrr.write(|w| w.br2().reset());
bsrr.write(|w| w.bs2().set());
}
}
impl Clock {
fn tick(&mut self) -> bool {
if self.reset == 0 {
return false;
}
self.sec += 1;
if self.sec == 60 {
self.min += 1;
self.sec = 0;
}
if self.min == 60 {
self.hr += 1;
self.min = 0;
}
if self.hr == 24 {
self.hr = 0;
}
self.reset -=